TESTING RANKS among the most expensive and difficult aspects of the circuit design cycle, driving the need for innovative solutions. To this end, researchers have proposed built-in self-test (BIST) as a powerful DFT technique for addressing highly complex VLSI testing problems. BIST designs include on-chip circuitry to provide test patterns and analyze output responses. Performing tests on the chip greatly reduces the need for complex external equipment.
Fault models
We can view a bridging fault as an unintentional short between two lines. This short can be a nonresistive short, such that the two lines are always brought into equilibrium at the same potential, or a resistive short, such that the shorted lines have different potentials. Researchers have proposed several models for resistive and nonresistive bridging faults, based on the popular wired-AND and wired-OR models used to model the effects of bridging faults in bipolar logic. 4 Although the coverage of a bridging fault by both wired-AND and wired-OR behavior does not always guarantee detection, these models are easy to use for bridging-fault simulation. To allow experiments with a larger number of benchmark circuits, the work described in this article used such models to represent bridging defects.
Some defects in a manufactured circuit do not affect its logic function; rather, they change its delays, thus changing its operating speed. These are delay defects, and a widely studied delay fault model is the path delay fault model. 5 The main advantage of the path delay fault model is that it models the distributed delay defects more accurately than other delay fault models, particularly the gate delay fault model.
A test for a path is robust if it can detect a delay fault on that path irrespective of other delays and delay faults in the circuit; otherwise, it is nonrobust. 5 A robust test is preferable because a single defect usually affects many paths.
Test sequences
Two-pattern tests might differ in multiple bit positions. In that case, they are called multipleinput change (MIC) pattern pairs. Test pairs that differ in only one bit position are called singleinput change (SIC) pattern pairs. We now define what an RSIC sequence should be in theory. Let
be a test sequence composed of L successive n-bit vectors V(l). Each vector takes a value from the set where V j corresponds to the n-bit vector (x 1 , x 2 , …, x n ) associated with decimal value j. For example, for n = 5, V 9 = 01001; that is, x 1 = x 3 = x 4 = 0 and x 2 = x 5 = 1. In an RMIC sequence, the probability Pr[V(l) = V j ] = 2 −n for any l and any j, and the probability Pr[V(l) = V j ] is independent of the values V(i), where i = 1, 2, …, l − 1.
In an RSIC sequence, this probability is
where a ∈ {0, n -1}. In other words, for any l > 0, V(l) differs from V(l − 1) by exactly one bit randomly drawn, and this bit must be independent of the bits previously drawn.
Hardware generation of random test sequences Figure 1 represents the basic RSIC generation principle. 6 The structure uses a k-bit random source, which can be a random number obtained from a maximal-length LFSR. The value of vector Q 1 Q 2 … Q k changes at each clock cycle of the test session. At each time l, the transcoder uses a subset of m bits (m ≤ k). The transcoder transforms vector
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Combinational circuit under test which is applied to a combinational circuit under test. The definition of an RSIC sequence requires the following conditions:
The period of the RSIC sequence generated from an appropriate structure according to the RSIC principle is 2 × (2 k − 1), 6 if length k of the pseudorandom source obeys the relationship 2
Researchers have proposed structures for generating RMIC sequences in which two consecutive patterns are independent. René David 7 obtains RMIC test sequences from a combination of LFSRs in which more than one shifting (σ) occurs between two consecutive vectors.
Similarly, David obtains RSIC test sequences from the hardware structure shown in Figure 2 . This structure maps vector R(l) coming from the modified LFSR into a oneout-of-n vector T(l) and applies every component of T(l) to the input of a T flip-flop. Hence, given random vector R(l), this mapping implies random trigger input T i (l) = 1 and other trigger inputs T j (l) = 0 for j ≠ i. Therefore, V(l) is similar to V(l − 1) apart from the value of x i . The mapping cell must be a one-out-of-n decoder.
This hardware RSIC generator has the following theoretical properties: 
RSIC test efficiencies
We performed tests to compare the effectiveness of RSIC test sequences with that of RMIC sequences in terms of delay, bridging, and single stuck-at fault coverage.
Delay fault testing
For delay fault testing, we used a case study corresponding to experiments performed with the combinational part of circuit s382 of the 1989 International Symposium on Circuits and Systems (ISCAS) benchmark set. We base our performance evaluation of the RSIC and RMIC test sequences on results we obtained using a deterministic automatic testpattern generation (ATPG) tool. We use the following notations: Using the ATPG information, we computed the results provided by fault simulation with the RSIC and RMIC test sequences. We obtained the following efficiencies: Figure 3 is a graphical representation of the results given in Table 1 .
From these results, we make the following observations:
I The RSIC sequence's robust efficiency is close to its nonrobust efficiency, whereas there is a huge gap between these efficiencies for the RMIC sequence. The reason is that most of the tests in the RSIC sequence are robust because of the adjacency of successive vectors. I For very short test lengths (which are uninteresting in practice), the RSIC test sequence's fault efficiencies are lower than those of the RMIC sequence. For mediumrange test lengths, the RMIC sequence's nonrobust efficiency is higher than that of the RSIC sequence, whereas the RSIC sequence is higher in robust efficiency. I For long test lengths, the RSIC test sequence can equal the RMIC sequence in nonrobust efficiency, but it is much higher in robust efficiency. In summary, the RMIC sequence achieves better nonrobust efficiency, and the RSIC sequence achieves better robust efficiency (for medium-range test lengths). Later, we try to find a criterion for selecting the best test sequence to target both robust and nonrobust efficiency.
Actual efficiency. During test application, an uncertainty arises as to what proportion of nonrobustly tested faults a sequence really detects. We define actual efficiency (EFF) as
Success rate S is the proportion of faults really detected during the test. For a robust test set, the success rate is S R = 1.0, and FC_robust is the portion of the corresponding faults. The portion of faults that are nonrobustly testable but do not have a robust test pattern is FC_nonrobust -FC_robust, and the corresponding test set has success rate S NR < 1.0. Hence, the overall success rate is These results demonstrate that even with a lower nonrobust delay fault coverage, RSIC test sequences often produce better test quality than do RMIC delay test sequences. This conclusion, drawn from a study of circuit s382, is also valid for most of the ISCAS89 benchmark circuits. 8 Stuck-at and bridging fault testing Table 3 shows that for stuck-at fault coverage, the effectiveness of RSIC generation in comparison with RMIC generation mainly depends on the test sequence's length. For lengths of 10,000, the fault efficiency of RMIC test sequences is slightly higher than that of RSIC test sequences. This is also true for lengths below 10,000. But when the length increases beyond 10,000, the efficiency of RSIC test sequences becomes comparable to that of RMIC test sequences. For a test length equal to that used for delay fault testing, the fault efficiency is nearly the same for both types of sequences.
The same conclusion is true for bridgingfault coverage, as bridging fault, we considered the following behaviors: WAND (wire-AND), WOR (wire-OR), WAND&WOR (the fault is tested if both behaviors are tested), and WAND||WOR (the fault is tested if at least one of the two behaviors is tested). Table 4 reports the results for the most representative WAND&WOR and WAND||WOR models.
RSIC generator implementation
A classical BIST architecture must incorporate a test pattern generator (TPG), a test response evaluator (TRE), and a BIST control unit. State-of-the-art implementations use either of two basic BIST execution options: the serial (test-per-scan) scheme or the parallel (test-perclock) scheme. 9 In serial BIST, the TPG shifts test vectors into a serial scan path and then applies them to the circuit under test. Next, it loads test responses into the scan chain and shifts them out to the TRE while shifting in a new test.
In parallel BIST, the TPG applies test vectors at every clock cycle. In the same clock cycle, the TRE captures test responses. This scheme leads to shorter test times than the test-per-scan scheme because the TPG generates a new test pattern in each clock cycle. This scheme can perform a high-speed test at system frequency without any clock delays for shifting. The parallel scheme's drawbacks are its hardware overhead and performance degradation.
BIST environment
The delay-fault detection capability offered by parallel BIST led us to propose a parallel BIST hardware implementation of the RSIC generator. Our test-per-clock design uses modified system registers including built-in logic block observers (BILBOs) 10 and concurrent built-in logic block observers (CBILBOs).
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Figure 4a (next page) presents the original circuit, which contains a combinational logic block, an internal state register, and registers at the primary inputs and outputs. Figure 4b shows the standard parallel BIST approach, which changes the input and output registers into BILBOs and the state register into a CBILBO. Figure 4c shows our RSIC implementation. Here, we added a k-stage LFSR and mapping logic. The k-stage LFSR is a classical primitive polynomial LFSR. The mapping logic is a simple combinational structure allowing an m-bit vector provided by the LFSR to be mapped into a one-out-of-n vector. We further reduced this logic by identifying compatible inputs of each circuit. Compatible inputs are inputs that belong to the circuit's output cones. 12 We thus reduced the test of an n-input circuit to the test of an n*-input circuit and also reduced the test length. Moreover, we modified the standard BILBO and CBILBO cells to enable hardware generation of RSIC test sequences from the structure in Figure 2 (in T flip-flop mode). Table 5 shows the proposed RSIC generator's gate count overhead. The column Cell_area presents an estimate of the area (in cells only) in each original circuit. Column S 1 reports the area required to modify the registers into BILBOs and CBILBOs, as in the design in Figure 4b . Column S 2 gives the additional area required to transform the original circuit into an RSIC BIST design, as in Figure 4c . The last two columns show the area overhead the RSIC generator imposes on a conventional BILBO architecture, as determined by these two equations:
Area overhead
Cost 1 is the factor by which the RSIC hardware is larger than the RMIC hardware, and Cost 2 is the factor by which an RSIC-testable circuit is larger than a circuit with standard BIST.
The Cost 2 results show that the additional cost required to generate RSIC test sequences for each circuit is between 19% and 13% for the largest ISCAS89 circuits (s5378 through s38584). This percentage decreases as the circuit size increases. From these results, we can conclude that the RSIC generation method is a practical way to reach a high level of defect coverage for digital-circuit BIST. 
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